

# SEMICON® EUROPA

NOV 15-18, 2022 | MUNICH, GERMANY



## Electrification & Power Semiconductors

### (Ultra-)Wide Bandgap Semiconductors for Sensor and Power Electronic Applications



J. Schulze  
Full Professor and Managing Director  
Fraunhofer-Gesellschaft, Fraunhofer-Institut für  
Integrierte Systeme und Bauelementetechnologie  
IISB, Erlangen, Germany



#### Abstract

As Silicon carbide has turned into an established material for high voltage power semiconductor devices, materials with even wider bandgap are receiving increasing attention for power electronic applications and beyond.

This talk will start with a brief recap of the evolution of SiC device technology.

On the basis of this success, the presentation will then focus on ways to exploit similar concepts using materials with even wider bandgap. The availability of large diameter crystals and processing equipment is a prerequisite for efficient commercialization of such technologies as silicon, silicon carbide and gallium nitride are now already solutions in this field.

Also, the presentation will provide an outlook towards the application of ultra-wide bandgap materials towards (quantum) sensing applications.

#### Biography

J. Schulze studied experimental physics at the TU Braunschweig, Germany. In 2000 he received the Ph.D. degree (Dr.-Ing.) in EE from the EE&IT Faculty of the University of the German Federal Armed Forces Munich. From the same faculty he received in 2004 his post-doctoral degree (Habilitation). He was active as Senior Consultant for Technical Risk Management and as Head of Competence Field "Robust Design Optimization" in Siemens Corporate Technology (2005-2008). From 2008 to 2021, he worked at the University of Stuttgart, Germany, as Professor of EE and Head of the Institute of Semiconductor Engineering. Since 2021, he is working at the Friedrich-Alexander University of Erlangen-Nürnberg, Germany, as Professor of EE and Head of the Chair of Electron Devices (LEB). In parallel, he is the managing director of the associated Fraunhofer-Institute of Integrated Systems and Device Technology (IISB). His main interest is directed to group-IV-based epitaxy, power-, nano- and quantum-electronics, photonics and spintronics.

## Overview of the normally-OFF GaN-on-Si MOSc HEMT transistor in the fully recessed gate architecture



V. Sousa  
Head of Laboratory for Power Semiconductor  
Devices  
CEA, Leti MINATEC, DCOS/SITEC/LAPS, Grenoble,  
France



### Abstract

Gallium nitride power switches have emerged in industry to provide solutions for a wide range of power applications. Different approaches are considered to obtain a normally-off operation of the GaN transistor. While the pGaN gate architecture is more mature and already commercially available, the recessed gate technology including an insulated gate potentially offers better performance. In this presentation, we will detail the latest integration process developed at Leti to fabricate fully recessed gate MOSc-HEMT transistors. We will present the electrical characteristics of the devices, evaluated both at the wafer level and on packaged devices. We will thus highlight the advantages of this recessed-gate technology with respect to the pGaN gate technology, in particular the lower temperature coefficient of the resistance of the device, or the reduced gate current, or the shorter switching time.

### Biography

Véronique Sousa graduated in 1994 from the University of Grenoble Alpes in the field of Materials Science and Engineering. She joined the CEA-Leti-MINATEC-Campus in 1998. For twenty years, she conducted R&D projects dedicated to the optimization of various resistive memory technologies, including phase change memories. Since 2018, the focus of her work has shifted to solid-state power devices. In 2020, she took over as head of the CEA-Leti Power Semiconductor Devices Laboratory.

## Silicon carbide boosting the path to e-mobility in various applications



S. Araujo  
Senior Application Engineer HV Components for  
eMobility Applications  
Robert Bosch GmbH, Reutlingen, Germany

### Abstract

The auto industry has now pushed through the start button in the direction of e-mobility!

Our session provides details on why and how Silicon carbide power semiconductors support this move – and this - not only by increasing efficiency.

Together we will look at several mobility onboard applications, identify its drivers and present what makes the range of Silicon carbide power semiconductors perfectly suited for them.

### Biography

*Samuel Araujo works as a senior application engineer in the Engineering & Business Line Power Semiconductors and Modules from Bosch. Before that, he worked several years on Corporate Research in the field of power electronics. Samuel, who graduated as an electrical engineer in Brazil and holds a PhD on the Application of Wide Band Gap Transistors from the University of Kassel, has joined Bosch in 2016. Before that, he headed a research group at the University of Kassel with over 15 scientists.*

## **Plasma Etch & Deposition Processes for SiC Devices in Power Applications**

A. Wood  
KLA Corporation (SPTS Division), Milpitas, United  
States of America



### **Abstract**

*SiC is a key enabler for high power devices required for end applications such as electric vehicles (EVs), power infrastructure, and wind energy. According to Yole, the SiC power device markets will reach \$6.3B by 2027 at a CAGR from 2021-2027 of 34%. The market for SiC power devices for EVs alone is forecast to grow from \$685M in 2021 to almost \$5B in 2027[1]. Currently, volume production of power devices at 100mm and 150mm wafers is “the norm”, but several power device manufacturers are now progressing to realize the cost benefits of scaling to 200mm wafer formats.*

*This presentation will discuss how Sigma® fxP physical vapor deposition (PVD) can be used to deposit on SiC wafers at ≤200mm, for both front-side and back-side metallization. The presentation will give details of how SPTS Sigma® PVD technology overcomes various challenges which can affect yields in SiC power device manufacturing, including eliminating whiskers during thick metal deposition, avoiding contamination, active-face protection and stress control.*

*We will also review etch process and hardware solutions used in the manufacture of SiC power devices. These will include hard-mask open and shallow SiC trench etching and SiC dicing. End-point detection, an essential method of process control, will also be discussed.*

*[1] Yole Développement, "Power SiC 2022"(March 2022)*

### **Biography**

Alex Wood is a PVD Product Manager in the SPTS division of KLA Corp, with over 8 years' experience in the semiconductor manufacturing industry. They joined SPTS in 2013 as an R&D Accounts Etch Graduate Process Engineer, before moving to a Senior Process Engineer position, focussing on the development of frontside SiC power and AlScN processes. Alex transferred to PVD Product Management in 2021 and has been supporting SPTS' customers in several markets, such as Power and RF.

## Improving 4H-SiC MOSFETs by Gate Engineering



A. O'Neill  
Professor  
Newcastle University, School of Engineering,  
Newcastle upon Tyne, United Kingdom

### Abstract

Metal Oxide Semiconductor (MOS) interfaces have been a major challenge in the fabrication of SiC MOSFETs. This has resulted in poor MOS electrical performance with electron mobilities below  $10 \text{ cm}^2/\text{V}\cdot\text{s}$  compared with bulk values close to  $1000 \text{ cm}^2/\text{V}\cdot\text{s}$ . Restricted MOS gate stack reliability means that an upper temperature limit of  $150 \text{ }^\circ\text{C}$  is imposed by leading manufacturers of SiC power MOSFETs, despite 4H-SiC having an energy bandgap of  $3 \text{ eV}$ , compared with just  $1 \text{ eV}$  for Si. High-performance 4H-SiC lateral MOSFETs have been fabricated, with a peak effective mobility of  $265 \text{ cm}^2/\text{V}\cdot\text{s}$  in  $2 \text{ }\mu\text{m}$  gate length MOSFETs. The gate-stack was designed to minimize 4H-SiC/SiO<sub>2</sub> interface defect states and comprised a thin  $0.7\text{-nm}$  thermally grown SiO<sub>2</sub> on 4H-SiC, followed by a deposited dielectric and a gate contact. In this way, residual carbon related defects following SiC oxidation are significantly reduced. A density of interface traps ( $D_{it}$ ) in the range of  $6 \times 10^{11} - 5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$  is thus obtained, a reduction of 100x compared with a conventional gate stack with a thermally grown thick oxide.

### Biography

**Anthony O'Neill** is Siemens Professor on Microelectronics at Newcastle University, having joined in 1986 from Plessey Research (Caswell) Ltd. He is well known for pioneering work in strained silicon, which improves CMOS electronics performance without shrinking dimensions. It's still used in most electronic systems today, from smartphones to server farms. Since then he has re-engineering SiC MOSFETs to achieve record electrical performance with channel resistance now approaching Si. He has held visiting appointments at MIT, EPFL, Monash University and Atmel.

## **SiC Power Technologies and business – empower a greener future**

P. Friedrichs  
Vice President SiC  
Infineon Technologies AG, IFAG IPC T, Neubiberg,  
Germany

### **Abstract**

SiC power devices have shown a tremendous growth over the last few years, targeting to a multi-billion dollar business by the end of the decade. Many driving applications belong to the segment of emerging applications related to the electrification of mobility and enhanced use of green energy. Those new applications, however, might need device solutions which differ substantially from the known portfolio based on silicon. One trend is for instance a much wider range of rated blocking voltages in order to be more application specific. The presentation will explain this trend in more detail and give concrete examples how such an adapted portfolio impacts the future of wide band gap power semiconductors.

### **Biography**

Dr. Peter Friedrichs received his Dipl.-Ing. in microelectronics from the Technical University of Bratislava in 1993 and his Ph.D work at the Fraunhofer Institut FhG-IIS-B in Erlangen. His focus area of expertise was the physics of the MOS interface in SiC. In 1996 he joined the Siemens AG and was involved in the development of power devices on SiC.

Peter joined SiCED GmbH & Co. KG, a company being a joint venture of Siemens and Infineon, on March the 1<sup>st</sup>, 2000. Since July 2004 he was the managing director of SiCED. In 2009 he achieved the Dipl.-Wirt.-Ing. From the University of Hagen. After the integration of SiCED's activities into Infineon he joined Infineon on April 1<sup>st</sup>, 2011 and acts currently as Vice President SiC.